


8		7		6		5		4		3		2		1						
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE			
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.												F		408133	PRODUCTION RELEASED	11/01/05	?			
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												IMG5 20" REV F					11/01/05			
D	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	D	
	2	2	System Block Diagram	FINO-M23	08/26/2005		38	54	CPU AVDD VREG	FINO-M23	10/07/2005		74	131	Shasta Ethernet	Q63	08/26/2005			
	3	4	Power Block Diagram	FINO-M23	08/26/2005		39	55	T,V,I SENSORS	FINO-M23	08/29/2005		75	132	Vesta Ethernet PHY	Q63	08/26/2005			
	4	5	Table Items	FINO-M23	10/07/2005		40	56	CPU ALIASES & MISC	FINO-M23	08/26/2005		76	136	ETHERNET CONNECTOR	FINO-M23	08/26/2005			
	5	6	FUNC TEST 1 OF 2	FINO-M23	08/26/2005		41	58	KODIAC NBMEM PWR & CAPS	Q63	08/26/2005		77	138	Shasta FireWire	Q63	08/26/2005			
	6	7	POWER CONN / ALIAS	M33-PC	06/20/2005		42	59	Kodiak Memory Dq/Ctl	FINO-M23	08/26/2005		78	139	Vesta FireWire PHY	Q63	08/26/2005			
	7	8	Signal Alias	FINO-M23	08/29/2005		43	61	Parallel Term	FINO-M23	08/26/2005		79	140	FIREWIRE CONNECTORS	FINO-M23	08/26/2005			
	8	9	FUNC TEST 2 OF 2	FINO-M23	08/26/2005		44	62	Main Memory Clock Buffer	FINO-M23	08/26/2005		80	142	USB Host Interfaces	FINO-M23	08/26/2005			
	9	11	1.8V VREG	M33-PC	06/20/2005		45	63	MEMORY ADDR BRANCHING	FINO-M23	08/26/2005		81	143	USB Device Interfaces	FINO-M23	09/20/2005			
	10	12	1.5V Vreg	FINO-M23	10/07/2005		46	67	Memory Dimm A	FINO-M23	08/26/2005		82	144	Flash Media Ctrl	FINO-M23	09/27/2005			
C	11	13	1.2V Vreg	FINO-M23	08/26/2005		47	68	MLB Mem Series Term	FINO-M23	08/26/2005		83	145	Flash Connector	FINO-M23	09/27/2005		C	
	12	15	2.5V Vreg	FINO-M23	08/26/2005		48	69	On-Board DDR SDRAM	FINO-M23	08/26/2005		84	147	AUDIO: CODEC	FINO-SO	10/07/2005			
	13	16	5V & 3.3V Fets	FINO-M23	08/26/2005		49	70	On-Board DDR SDRAM	FINO-M23	08/26/2005		85	148	AUDIO: LINE INPUT AMP	FINO-SO	10/07/2005			
	14	17	Vesta Core / Misc	FINO-M23	08/26/2005		50	82	KODIAK PCI-E X16	Q63	08/26/2005		86	150	AUDIO: LINE OUT AMP	FINO-SO	10/07/2005			
	15	19	KODIAK CORE & BYPASS	Q63	08/26/2005		51	84	GPU PCIe	FINO-M23	08/18/2005		87	152	AUDIO: SPEAKER AMP	FINO-SO	10/07/2005			
	16	20	KODIAK & SHASTA MISC	FINO-M23	08/26/2005		52	85	Graphics Vregs	M33-DD	06/20/2005		88	153	AUDIO: CONNECTORS	FINO-SO	10/07/2005			
	17	23	Shasta Core Power	Q63	08/26/2005		53	86	GPU Core Power	FINO-M23	10/07/2005		89	154	AUDIO: POWER SUPPLIES	FINO-SO	10/07/2005			
	18	24	Shasta Serial / Misc	FINO-M23	08/26/2005		54	87	GPU Frame Buffer	FINO-M23	10/07/2005									
	19	25	PULSAR2 POWER	Q63	08/26/2005		55	88	FB Series Termination	FINO-M23	08/26/2005									
	20	26	PULSAR2 CLOCKS	FINO-M23	08/26/2005		56	89	GPU GDDR SDRAM A	FINO-M23	10/07/2005									
B	21	27	Pulsar Aliases	FINO-M23	08/26/2005		57	90	GPU GDDR SDRAM B	FINO-M23	10/07/2005								B	
	22	28	System Management Unit	Q63	08/26/2005		58	91	FB Parallel Termination	M33-DD	06/20/2005									
	23	29	SMU SUPPLEMENTAL (2)	FINO-M23	09/20/2005		59	92	GPU Straps	FINO-M23	08/26/2005									
	24	30	SMU SUPPLEMENTAL (3)	FINO-M23	09/20/2005		60	93	GPU DVI & DACs	FINO-M23	10/07/2005									
	25	31	SMU SUPPLEMENTAL (4)	FINO-M23	08/26/2005		61	96	TMDS / ExtVGA	M33-DD	06/20/2005									
	26	32	Fan 0, 1 & System Temp	FINO-M23	08/26/2005		62	97	KODIAK PCI-E CONST	FINO-M23	08/26/2005									
	27	33	Fan 2 & HD Temp	M33-HS	08/04/2005		63	98	KODIAK HT16	Q63	08/26/2005									
	28	39	I2C Connections	FINO-M23	08/26/2005		64	101	HT ALIASES	FINO-M23	08/26/2005									
	29	41	KODIAK EI PWR & CAPS	Q63	08/26/2005		65	103	Shasta HyperTransport	Q63	08/26/2005									
	30	42	KODIAK EI A	Q63	08/26/2005		66	119	Shasta PCI Interface	Q63	08/26/2005									
A	31	43	CPU EI AND IO	FINO-M23	08/26/2005		67	120	PCI SERIES TERMINATION	FINO-M23	08/26/2005								A	
	32	44	KODIAK EI B	Q63	08/26/2005		68	121	AIRPORT & BLUETOOTH	FINO-M23	08/26/2005									
	33	47	CPU STRAPS	FINO-M23	08/26/2005		69	122	USB 2.0 PCI Interface	Q63	08/26/2005									
	34	48	CPU POWER AND BYPASS	FINO-M23	08/26/2005		70	125	BootROM	Q63	08/26/2005									
	35	49	PROC DECOUPLING	FINO-M23	08/26/2005		71	127	Shasta Disk	M33-DC	06/20/2005									
	36	50	CPU VCORE VREG	M33-HS	06/20/2005		72	129	Disk Connectors	M33-DC	06/20/2005									
	37	52	CPU VCORE MORE BYPASS	FINO-M23	08/26/2005		73	130	ENET SERIES TERM	FINO-M23	08/26/2005									
8		7		6		5		4		3		2		1						
DIMENSIONS ARE IN MILLIMETERS												METRIC			Apple Computer Inc.					
XX : _____												DRAFTER			DESIGN CK			NOTICE OF PROPRIETARY PROPERTY		
X.XX : _____												ENG APPD			MFG APPD			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
X.XXX : _____												QA APPD			DESIGNER			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
ANGLES : _____												RELEASE			SCALE			TITLE		
DO NOT SCALE DRAWING															NONE			SCH ,MLB ,IMG5 , 20		
THIRD ANGLE PROJECTION												MATERIAL/FINISH NOTED AS APPLICABLE			SIZE D			DRAWING NUMBER 051-6863		
																		REV. F		
																		SHT 1 OF 154		





**Power Block Diagram**

SYNC\_MASTER=FINO-M23      SYNC\_DATE=08/26/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	OF
NONE		4	154

8

7

6

5

4

3

2

1

PROCESSORS

NEED TO UPDATED BIN CODES AS NOTES

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3224	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,1.9G,85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD
337S3220	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.1G,85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3225	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.15V
337S3226	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.20V
337S3227	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.25V
337S3228	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.15V
337S3229	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.20V
337S3230	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.25V
337S3231	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.30V
337S3221	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.15V
337S3222	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.20V
337S3223	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.25V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0379	1	IC,KODIAK,V1.2,PBGA,200MM	U1900	
343S0377	1	IC,ASIC,SHASTA,V1.1,PBGA,LF	U2300	
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U1701	
343S0319	1	IC,PULSAR2,100P,PBMM,BGA	U2500	

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6863	1	PCB,SCHEM,MLB,M33	SCH1	20_INCH_LCD
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VPP1	
825-6447	1	BARCODE LABEL, MLB	LBL1	
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500	
341T1752	1	PURCH ASSY, SMU BIG	U2800	
603-7322	1	M33 GPU HEATSINK	MECH2	OMIT
603-7323	1	M33 NB HEATSINK	MECH3	OMIT
875-1905	1	CPU GAP FILLER	GAP1	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0140	378S0141		LED700,LED702	KINGBRIGHT LED
343S0388	343S0356		U1701	VESTA A4
126S0078	126S0086		C722	EL CAP
126S0068	126S0088		CF000	EL CAP
353S1321	353S1105		U400	LM339
138S0558	138S0547			10UF CAP ALL LOC.
124-0338	124-0333			PANASONIC CAPS

Table Items

SYNC\_MASTER=FINO-M23

SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6863

REV.

F

SCALE

NONE

SHT

5

OF

154

8

7

6

5

4


3

2


1








POWER CONN / ALIAS	
SYNC_MASTER=M33-PC	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHT 7	OF 154











1.8V VOLTAGE REGULATOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1101, Q1102	




1.8V VREG	
SYNC_MASTER=M33-PC	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	11 OF 154
NONE			



PP1V2\_ALL VOLTAGE REGULATOR




NOTE:  
SET OUTPUT=1.22-1.23V  
IRU3037ACS VREF=0.8VDC  
VOUT=VREF\*(R1003+R1005)/R1005=1.22-1.23VDC

POWER BUDGET CURRENT OF TOTAL RAILS  
3.2A PEAK  
2.6A CONTINUOUS

PP1V2\_PWRON FET SWITCH


PEAK CURRENT 1.3A  
1.0A CONTINUOUS



PP1V2\_PWRON COMES UP BEFORE GPU\_POWERUP\_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE

PP1V2\_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT		13 OF 154
	NONE		

PP2V5\_ALL VOLTAGE REGULATOR




NOTE:  
SET OUTPUT=2.5V  
IRU3037CS VREF=1.24VDC  
 $VOUT = VREF * (R1581 + R1582) / R1581 + 1 = 5.505VDC$   
POWER BUDGET CURRENT OF TOTAL RAILS  
0.2A PEAK  
0.1A CONTINUOUS

PP2V5\_PWRON FET SWITCH  
PEAK CURRENT 0.1A



PP2V5\_RUN FET SWITCH  
PEAK CURRENT 0.1A



2.5V Vreg

SYNC\_MASTER=FINO-M23SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	15 OF 154
NONE			





[illegible][illegible]

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
- VESTA1V2\_BURST / VESTA1V2\_PULSE  
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG

139 132 17 7 =PP3V3\_ENETFW

VESTA HAS INTERNAL PULLUPS. MLB  
PULLUPS MAY BE NOSTUFFED IN EVT.

1K 5% 1/16W MF-LP 2 402

1K 5% 1/16W MF-LP 2 402

1K 5% 1/16W MF-LP 2 402

TP\_JTAG\_VESTA\_TCK

TP\_JTAG\_VESTA\_TDI

TP\_JTAG\_VESTA\_TDO

TP\_JTAG\_VESTA\_TMS

TP\_JTAG\_VESTA\_TRST\_L

MAKE\_BASE=TRUE

MAKE\_BASE=TRUE

MAKE\_BASE=TRUE

MAKE\_BASE=TRUE

MAKE\_BASE=TRUE

=JTAG\_VESTA\_TCK 17

=JTAG\_VESTA\_TDI 17

=JTAG\_VESTA\_TDO 17

=JTAG\_VESTA\_TMS 17

=JTAG\_VESTA\_TRST\_L

1K 5% 1/16W MF-LP 2 402

R1740

M23: PP3V3\_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3\_ENETFW

R1750 10K 5% 1/16W MF-LP 2 402

R1751 47K 5% 1/16W MF-LP 2 402

C1750 10uF 10% 6.3V CERM 402

Q1750 2N7002DW-X-F SOT-363

VESTA RESET RC

NOSTUFF R1720 10K 5% 1/16W MF-LP 2 402

ENETFW\_RESET 24 1 0 2

132 VESTA RESET H 132

Q1750 2N7002DW-X-F SOT-363

RESET ASSERT REQUIREMENT IS 20MS TO 100MS

R1752 10K 5% 1/16W MF-LP 2 402

PP3V3\_ENETFW 7 17 132 139

VESTA RESET L

SCHMITT TRIGGER W/ INTERNAL PULLUP

=JTAG\_VESTA\_TDI D7

=JTAG\_VESTA\_TDO E10

=JTAG\_VESTA\_TCK E7

=JTAG\_VESTA\_TMS E8

=JTAG\_VESTA\_TRST\_L D5

TP\_VESTA\_DNC\_C9 C9

TP\_VESTA\_DNC\_E9 E9

NC C3

NC M13

AGND

GND

M23: PP3V3\_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3\_ENETFW

R1750 10K 5% 1/16W MF-LP 2 402

R1751 47K 5% 1/16W MF-LP 2 402

C1750 10uF 10% 6.3V CERM 402

Q1750 2N7002DW-X-F SOT-363

VESTA RESET RC

NOSTUFF R1720 10K 5% 1/16W MF-LP 2 402

ENETFW\_RESET 24 1 0 2

132 VESTA RESET H 132

Q1750 2N7002DW-X-F SOT-363

RESET ASSERT REQUIREMENT IS 20MS TO 100MS

R1752 10K 5% 1/16W MF-LP 2 402

PP3V3\_ENETFW 7 17 132 139

VESTA RESET L

SCHMITT TRIGGER W/ INTERNAL PULLUP

=JTAG\_VESTA\_TDI D7

=JTAG\_VESTA\_TDO E10

=JTAG\_VESTA\_TCK E7

=JTAG\_VESTA\_TMS E8

=JTAG\_VESTA\_TRST\_L D5

TP\_VESTA\_DNC\_C9 C9

TP\_VESTA\_DNC\_E9 E9

NC C3

NC M13

AGND

GND

VESTA MISC

SEE\_TABLE

U1701 VESTA-V1.3

FRGA-200-LF 1 OF 3

IPD 2.5V\_EN M3

TP\_VESTA\_2\_5V\_EN

2.5V\_EN

0 - OVDD=3.3V

1 - OVDD=2.5V

WHEN OVDD=2.5V GMII PINS ARE NOT 3.3V TOLERANT

REGSUP1 E1 TP\_VESTA\_REGSUP1

REGSEN1 F1 TP\_VESTA\_REGSEN1

REGCTL1 G5 TP\_VESTA\_REGCTL1

REGSUP2 E2 TP\_VESTA\_REGSUP2

REGSEN2 F2 TP\_VESTA\_REGSEN2

REGCTL2 G4 TP\_VESTA\_REGCTL2

TP\_VESTA\_REGSUP1

TP\_VESTA\_REGSEN1

TP\_VESTA\_REGCTL1

TP\_VESTA\_REGSUP2

TP\_VESTA\_REGSEN2

TP\_VESTA\_REGCTL2

M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS

C1720 0.1uF 10% 10V CERM 402

C1721 0.1uF 10% 10V CERM 402

C1722 0.1uF 10% 10V CERM 402

C1723 0.1uF 10% 10V CERM 402

C1724 0.1uF 10% 10V CERM 402

C1725 0.1uF 10% 10V CERM 402

C1726 10uF 10% 6.3V X5R 805

C1730 0.1uF 10% 10V CERM 402

C1731 0.1uF 10% 10V CERM 402

C1740 0.1uF 10% 10V CERM 402

C1741 0.1uF 10% 10V CERM 402

C1742 0.1uF 10% 10V CERM 402

C1743 0.1uF 10% 10V CERM 402

C1744 10uF 10% 6.3V X5R 805

PP3V3\_ENETFW 7 17 132 139

PP2V5\_ENETFW 7 132 139

Vesta Core / Misc

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-6863

REV. F

SCALE NONE

SHT 17 OF 154

8

7

6

5

4

3

2

1

To keep Vesta from being held in reset when system is off

NOTE: Reset GPIO is active HIGH

[illegible][illegible]



D

C

B

A

D

C

B

A

8

7

6

5

4


3

2

1

### SHASTA ALIASES


PCI\_RESET\_L IS AN 'AND' OF SB\_PCI\_RESET\_L (SB)  
AND SYS\_IO\_RESET\_L (SMU)




### SHASTA JTAG

THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS  
TP JTAG SB TCK  
TP JTAG SB TDI  
TP JTAG SB TDO  
TP JTAG SB TMS

24 JTAG SB TRST L





### SHASTA GPIO TERMINATIONS (SOME OF THESE ARE NOSTUFF ON PAGE 24 )





### KODIAK ALIASES

NC PMR\_CLK\_DIS\_L  
MAKE\_BASE=TRUE  
PMR\_CLK\_DIS\_L

KODIAK JTAG\_TRST PULLED HIGH  
TO ALLOW SMU DEBUG ACCESS



C2055 ADDED FOR KODIAK RAM DECOUPLING  
PAGE 58 IS SHORT ONE CAP



NOTE:

PMR\_CLK\_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK

USED FOR DEBUG

PLACE R2012 IN AN ACCESSIBLE LOCATION

### KODIAK & SHASTA MISC

SYNC\_MASTER=FINO-M23  
SYNC\_DATE=08/26/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D  
DRAWING NUMBER 051-6863  
REV. F

SCALE NONE  
SHT 20  
OF 154





Page Notes

Power aliases required by this page:

- =PP3V3\_PWRON\_SB\_PCI64 (VIO1) (TO 5V OR 3.3V)
- =PP3V3\_PWRON\_SB\_PCI32 (VIO2) (TO 5V OR 3.3V)
- =PP3V3\_PWRON\_SB
- =PP2V5\_PWRON\_SB
- =PP1V2\_PWRON\_SB\_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Power Sequencing:

Must power Shasta VCore rail before any other Shasta supplies.

Shasta Core Power

SYNC\_MASTER=Q63

SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	OF
NONE		23	154

```

I2S0_DEV_TO_SB_DTI                24 147
I2S0_SB_TO_DEV_DTO                24 147
I2S0_MCLK                          24 154
I2S0_BITCLK                       24 147
I2S0_SYNC                         24 147



I2S1_DEV_TO_SB_DTI                8 24
I2S1_SB_TO_DEV_DTO                8 24
I2S1_MCLK                         8 24
I2S1_BITCLK                       8 24
I2S1_SYNC                         8 24


I2S2_DEV_TO_SB_DTI                24 154
I2S2_SB_TO_DEV_DTO                24 154
I2S2_MCLK                         24 154
I2S2_BITCLK                       24 154
I2S2_SYNC                         24 154


SB_CLK18M_XTALI                   24
SB_CLK18M_XTALO                   24
SB_CLK18M_XTALO_R                 24
SB_CLK25M_SATA                   24 26
NB_TO_SB_INT                     24
SB_CPU_A0_INT_L                  24
SB_CPU_A1_INT_L                  24
SB_CPU_B0_INT_L                  24
SB_CPU_B1_INT_L                  24
PCI_AIRPORT_INT_L                24 121
PCI_USB2_INT_L                   24 122
I2S0_RESET_L                     24 147
I2S1_RESET_L                     8 24
I2S2_RESET_L                     24 154


MB_SLOT_RESET_L                  24
NB_SLOT_RESET_L                  20 24
SB_CPU_A0_SRESET_L              24 56
SB_CPU_A1_SRESET_L              24 56
SB_CPU_B0_SRESET_L              24 56
SB_CPU_B1_SRESET_L              24 56

```



 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6863		F
	SCALE	SHT		OF
	NONE	24		154







# N/C ALIASES

## N/C RAINIER CLOCKS

NC CLK RAI REFCLK 66M == CLK RAI REFCLK 66M 26  
MAKE\_BASE=TRUE

NC CLK RAI GIGE 25MHZ == CLK RAI GIGE 25MHZ 26  
MAKE\_BASE=TRUE

NC CLK RAI 200M P<0> == CLK RAI 200M P<0> 26  
MAKE\_BASE=TRUE

NC CLK RAI 200M N<0> == CLK RAI 200M N<0> 26  
MAKE\_BASE=TRUE

NC CLK RAI PCIEA P<0> == CLK RAI PCIEA P<0> 26  
MAKE\_BASE=TRUE

NC CLK RAI PCIEA N<0> == CLK RAI PCIEA N<0> 26  
MAKE\_BASE=TRUE

NC CLK RAI PCIEB P<0> == CLK RAI PCIEB P<0> 26  
MAKE\_BASE=TRUE

NC CLK RAI PCIEB N<0> == CLK RAI PCIEB N<0> 26  
MAKE\_BASE=TRUE

NC CLK RAI PCIEC P<0> == CLK RAI PCIEC P<0> 26  
MAKE\_BASE=TRUE

NC CLK RAI PCIEC N<0> == CLK RAI PCIEC N<0> 26  
MAKE\_BASE=TRUE

## N/C CPUB CLOCKS

NC EI CPU B SYSCLK P == EI CPU B SYSCLK P 26  
MAKE\_BASE=TRUE

NC EI CPU B SYSCLK N == EI CPU B SYSCLK N 26  
MAKE\_BASE=TRUE

NC CPU B APSYNC == CPU B APSYNC 26  
MAKE\_BASE=TRUE

## N/C QUASAR CLOCKS

NC RAM ARB0 REF25MHZ == RAM ARB0 REF25MHZ 26  
MAKE\_BASE=TRUE

NC RAM ARB1 REF25MHZ == RAM ARB1 REF25MHZ 26  
MAKE\_BASE=TRUE

# CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	169
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	169
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	169
119 26 PCI_CLK33M_SB_EXT_RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB_CAP	169

NOTE :

ALL OTHER CLOCK CONTRAINTS ON THEIR  
RESPECTIVE BUS PAGES

26 PCI\_CLK33M\_USB2 == PCI\_CLK33M\_USB2 122  
MAKE\_BASE=TRUE

D

D

Page Notes

Power aliases required by this page:

- PP3V3\_ALL\_SMU
- PP3V3\_ALL\_RTC
- PP3V3\_PWRON\_SMU
- PPVREF\_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NOTE: CPU current/voltage monitoring (CPU\_SENSE\_I/CPU\_SENSE\_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND\_SMU\_AVSS. SMU\_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND\_SMU\_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

C

C

B

B

A


A

Alternate Functions



System Management Unit

Tower & Server			
Port		Port	
31 28 CPU VID<0>	6.0	SAT MRESET L	
31 28 CPU VID<1>	6.1	CPU A INSERTED L	
31 28 CPU VID<2>	6.2	CPU B INSERTED L	
31 28 I2C SMU CPU SDA IN	7.3	SMU FAN PWM8	
31 28 I2C SMU CPU SCL IN	7.4	SMU FAN PWM9	
31 28 I2C SMU A SDA IN	3.0	I2C SMU A SDA	31 39
31 28 I2C SMU A SDA OUT L	3.1	I2C SMU A SCL	31 39

Real Time Clock



SMU Pull-ups / pull-down



System Management Unit

SYNC\_MASTER=Q63

SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-6863

REV.

F

SCALE

NONE


SHT

28

OF

154

APPLE COMPUTER INC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0081	1	RES, 39.2 OHM, 1%, 402, LF	R2903	20_INCH_LCD

SMU SUPPLEMENTAL (2)

SYNC\_MASTER=FINO-M23

SYNC\_DATE=09/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

SIZE: D

DRAWING NUMBER: 051-6863

SHT: 29

REV: F


OF: 154





## SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

[illegible]

## SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-M23	SYNC_DATE=08/26/2005	7
----------------------	----------------------	---

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6863
---	----------

[illegible]

SCALE	SHT	31	OF	154
-------	-----	----	----	-----

NONE	51	154
------	----	-----



Fan 0, 1 & System Temp

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	32 OF 154
NONE			

D

C

B


A

D


C

B

A




HD TEMP SENSOR



NOTE: BROKE SYNC ON THIS PAGE  
TO ALLOW EMC CAPS ON M23 ONLY


ODD TEMP SENSOR




Fan 2 & HD Temp		
SYNC_MASTER=M33-HS	SYNC_DATE=08/04/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHT 33 OF	154


SMU AND NB I2C A BUS




SMU I2C E BUS




NB I2C B BUS




SB I2C BUS



SMU I2C B BUS



NB I2C C BUS



I2C Connections

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6863	F
SCALE	SHT	
NONE	39 <sup>OF</sup>	154

















CPU POWER AND BYPASS

SYNC\_MASTER=FINO-M23

SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6863		F
SCALE		SHT	OF	
NONE		48	154	







CPU Vcore MORE BYPASS

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	52 OF 154
NONE			



















# Main Memory Clock Buffer

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005


## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6863	F
SCALE	SHT	OF
NONE	62	154



# MEMORY ADDR BRANCHING


SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	63 OF 154





MLB Mem Series Term

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	68 <sup>OF</sup> 154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U6900,U6910,U6920,U6930	CRITICAL	
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U7040,U7050,U7060,U7070	CRITICAL	

On-Board DDR SDRAM

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.


SIZE D DRAWING NUMBER 051-6863 REV. F

SCALE NONE SHT 69 OF 154









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0239	1	IC,RV370 XT, GRAPHICS CTRL	U8400	RV370XT
338S0265	1	IC,RV380 XT A23, GRAPHICS CTRL	U8400	RV380XT


CRITICAL  
CRITICAL

=PPIV2\_GPU\_PCIE  
THIS IS ALIASED TO  
PPVCORE\_GPU ON PAGE 7  
R8460 BRINGS VDDR FROM  
CORE (1.35) TO 1.2

REMOVED COMPLIANCE TEST POINTS  
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE  
(THIS IS ALLOWED FOR CHIP TO CHIP PCIe)  
CAP PAD CAN BE USED FOR COMPLIANCE TEST

GROUND VIAS FOR LAYER TRANSITIONS

- ZH8400 HOLE-VIA
- ZH8401 HOLE-VIA
- ZH8402 HOLE-VIA
- ZH8403 HOLE-VIA
- ZH8404 HOLE-VIA
- ZH8405 HOLE-VIA
- ZH8406 HOLE-VIA
- ZH8407 HOLE-VIA
- ZH8408 HOLE-VIA
- ZH8409 HOLE-VIA
- ZH8410 HOLE-VIA
- ZH8411 HOLE-VIA
- ZH8412 HOLE-VIA
- ZH8413 HOLE-VIA
- ZH8414 HOLE-VIA
- ZH8415 HOLE-VIA
- ZH8416 HOLE-VIA
- ZH8417 HOLE-VIA
- ZH8418 HOLE-VIA
- ZH8419 HOLE-VIA



GPU PCIe	
SYNC_MASTER=FINO-M23	SYNC_DATE=08/18/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHT 84	OF 154



D

C

B

A

D

C

B

A

8

7

6


5

4

3

2

1



GPU Core Power

SYNC\_MASTER=FINO-M23

SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6863		F
SCALE		SHT	OF	
NONE		86	154	

8

7

6


5

4


3

2

1







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A

SYNC\_MASTER=FINO-M23

SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-6863


REV. F

SCALE NONE

SHT 89

OF 154





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B

SYNC\_MASTER=FINO-M23

SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D051-6863F

SCALE


NONE

SHT

90

OF

154




## D



## D





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19780176	1	OSC, 27MHZ, 30PPM	G9370	CRITICAL	

GPU DVI & DACs

SYNC\_MASTER=FINO-M23      SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	OF
NONE		93	154









[illegible]









PCI SERIES TERMINATION

SYNC\_MASTER=FINO-M23

SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6863

REV.

F

SCALE

NONE


SHT

120

OF

154





ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	

=PCI\_CLK33M\_USB2 27 122

Page Notes

Power aliases required by this page:

- \_PPVIO\_PCI (to 3.3V or 5V)

Signal aliases required by this page:

- \_PCI\_CLK33M\_USB2 (33MHz PCI clock)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.

Q63 APPLICATION OF POWER NET "=PPVIO\_PCI\_USB2" IS PP3V3\_RUN

ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface

SYNC\_MASTER=Q63

SYNC\_DATE=08/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART











ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	0.38mm SPACING	ENET_CLK25M_TX
	0.38mm SPACING	ENET_CLK125M_RX
	0.38mm SPACING	ENET_CLK125M_GBR_REF
	0.38mm SPACING	ENET_CLK125M_GTX
	0.38mm SPACING	ENET_CLK125M_GTX_R
	ENET_FW_2X	ENET_RXD_R<7..0>
	ENET_FW_3X	ENET_RX_DV_R
	ENET_FW_3X	ENET_RX_ER_R
	ENET_FW_2X	ENET_RXD<7..0>
	ENET_FW_3X	ENET_RX_DV
	ENET_FW_3X	ENET_RX_ER
	ENET_FW_2X	ENET_TXD_R<7..0>
	ENET_FW_3X	ENET_TX_EN_R
	ENET_FW_3X	ENET_TX_ER_R
	ENET_FW_2X	ENET_TXD<7..0>
	ENET_FW_3X	ENET_TX_EN
	ENET_FW_3X	ENET_TX_ER
	ENET_FW_3X	ENET_CRS_R
	ENET_FW_3X	ENET_COL_R
	ENET_FW_3X	ENET_CRS
	ENET_FW_3X	ENET_COL
	ENET_FW_3X	ENET_MDC
	ENET_FW_3X	ENET_MDIO
	ENET_FW_3X	ENET_MDIO_R
	ENET_FW_3X	R8405_1
	ENET_FW_3X	R8405_2
	ENET_FW_3X	R8407_2

## Page Notes

Power aliases required by this page:


( NONE )

Signal aliases required by this page:


( NONE )

BOM options provided by this page:

( NONE )



RD103 PIN 1 SHARES PIN WITH RD104 PIN 1  
RD103 PIN 2 SHARES PIN WITH RD106 PIN 2



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet	
SYNC_MASTER=Q63	SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
I II NOT TO REPRODUCE OR COPY IT	
I II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6863	F
SCALE	SHT	OF

SCALE	SHT	OF
NONE	131	154



Page Notes

Power aliases required by this page:

- =PP3V3\_ENET
- =PP2V5\_ENETFW
- =PP1V2\_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:


(NONE)

Net Spacing Type: ENET	
Line To Line:	0.38mm
Length Tolerance:	1.27mm
Primary Max Sep:	0.13mm
Secondary Max Sep:	2.54mm
Secondary Length:	12.70mm
NOTE: Target differential impedance for ENET data pairs is 100 ohms.	

Vesta Config Straps:			
PHYA<4..0> - PHY Address Select (Internal Pull-downs)			
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)			
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)			
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)			
F1000 - Speed Select See table below (Internal Pull-up)			
SPD0 - Speed Select See table below (Internal Pull-down)			
AN_EN F1000 SPD0 Description			
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T

Vesta Ethernet PHY		
SYNC_MASTER=Q63		SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHT 132 OF 154	




EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET_PHYSICAL_TYPE		
PP2V5_ENET	ENET MDI P<0>	132 136
PP2V5_ENET	ENET MDI N<0>	132 136
PP2V5_ENET	ENET MDI P<1>	132 136
PP2V5_ENET	ENET MDI N<1>	132 136
PP2V5_ENET	ENET MDI P<2>	132 136
PP2V5_ENET	ENET MDI N<2>	132 136
PP2V5_ENET	ENET MDI P<3>	132 136
PP2V5_ENET	ENET MDI N<3>	132 136


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD




ENET TERMINATION

PLACE THESE PARTS NEAR VESTA



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6863 F

SCALE NONE SHT OF 136 154





Page Notes

Power aliases required by this page:

- =PPFW\_PHY
- =PP3V3\_FW
- =PP3V3\_ENETFW
- =PP2V5\_ENETFW
- =PP1V2\_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- VESTA\_DS\_ONLY\_EN0
- If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
- VESTA\_PWR\_CLASS\_0
- If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW\_PWR\_CLASS\_MSB - FIREWIRE POWER CLASS

- 1 - Sets Power Class to 0x4
- 0 - Sets Power Class to 0x0 (Internal Pull-up)

FW\_DS\_ONLY\_P0 - PORT 0 DATA/STROBE

- 1 - Port 0 Data/Strobe mode only
- 0 - Port 0 Bilingual mode (Internal Pull-down)


Vesta FireWire PHY


SYNC\_MASTER=Q63 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_2
	USB2	USB2	USB2_3
	USB2	USB2	USB2_3
	USB2	USB2	USB2_4
	USB2	USB2	USB2_4
	0.38mm SPACING		NEC CLK30M XT1
	0.38mm SPACING		NEC CLK30M XT2
	0.38mm SPACING		NEC CLK30M XT2 R

Page Notes

Power aliases required by this page:  
- =PP3V3\_PWRON\_USB

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Net Spacing Type: USB2

Line To Line: 0.50mm  
Length Tolerance: 1.27mm  
Primary Max Sep: 0.19mm  
Secondary Max Sep: 2.54mm  
Secondary Length: 12.70mm

NOTE: Target differential impedance for  
USB2 data pairs is 90 ohms.

U2300  
SHASTA  
V1.1  
BGA-LF  
(8 OF 8)

NC0 P7 TP\_SB<0>  
NC1 P8 TP\_SB<1>  
NC2 R3 TP\_SB<2>  
NC3 R4 TP\_SB<3>  
NC4 R5 TP\_SB<4>  
NC5 R6 TP\_SB<5>  
NC6 R7 TP\_SB<6>  
NC7 R8 TP\_SB<7>  
NC8 T1 TP\_SB<8>  
NC9 T2 TP\_SB<9>  
NC10 T3 TP\_SB<10>  
NC11 T4 TP\_SB<11>  
NC12 T5 TP\_SB<12>  
NC13 T6 TP\_SB<13>  
NC14 T7 TP\_SB<14>  
NC15 T8 TP\_SB<15>  
NC16 U1 TP\_SB<16>  
NC17 U2 TP\_SB<17>  
NC18 U3 TP\_SB<18>  
NC19 U4 TP\_SB<19>  
NC20 U5 TP\_SB<20>  
NC21 U6 TP\_SB<21>  
NC22 V1 TP\_SB<22>  
NC23 V2 TP\_SB<23>  
NC24 V3 TP\_SB<24>  
NC25 V4 TP\_SB<25>  
NC26 W1 TP\_SB<26>  
NC27 W3 TP\_SB<27>  
NC28 Y1 TP\_SB<28>  
NC29 Y3 TP\_SB<29>

Q63 USB PORT ALLOCATION  
REAR USB (PORT #0)  
FRONT PANEL USB (PORT #1)  
REAR USB (PORT #2)  
REAR USB (PORT #3)

USB Host Interfaces

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D  
SCALE NONE  
DRAWING NUMBER 051-6863  
SHT 142 OF 154  
REV. F



## Page Notes

Power aliases required by this page:

- \_PP5V\_PWRON\_USB
- \_PP5V\_PWRON\_UDASH
- \_PP3V3\_PWRON\_UDASH
- \_PP3V3\_PWRON\_BT

Signal aliases required by this page:  
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:  
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

### neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

<code>USB2_PWREN&lt;0&gt;</code>	<code>TP_USB2_PWREN&lt;0&gt;</code>
<code>USB2_PWREN&lt;1&gt;</code>	<code>TP_USB2_PWREN&lt;1&gt;</code>
<code>USB2_PWREN&lt;2&gt;</code>	<code>TP_USB2_PWREN&lt;2&gt;</code>
<code>USB2_PWREN&lt;3&gt;</code>	<code>TP_USB2_PWREN&lt;3&gt;</code>
<code>USB2_PWREN&lt;4&gt;</code>	<code>TP_USB2_PWREN&lt;4&gt;</code>






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0294	3	USB RECEPTACLE,4P,UB1123-M23B-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0295	3	USB RECEPTACLE,4P,UB1123-M33B-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2
USB CONTROLLER	USB2	USB2_PORT1_F	USB2
	USB2	USB2_PORT2_F	USB2
	USB2	USB2_PORT2_F	USB2
	USB2	USB2_PORT3_F	USB2
	USB2	USB2_PORT3_F	USB2
	USB2	USB2_HUB_F	USB2
	USB2	USB2_HUB_F	USB2
	USB2	USB2_BNDI_F	USB2
	USB2	USB2_BNDI_F	USB2
	USB2	USB2_0_IC	USB2
	USB2	USB2_0_IC	USB2
	USB2	USB2_1_IC	USB2
	USB2	USB2_1_IC	USB2
	USB2	USB2_2_IC	USB2
	USB2	USB2_2_IC	USB2
	USB2	USB2_3_IC	USB2
	USB2	USB2_3_IC	USB2
	USB2	USB2_4_IC	USB2
	USB2	USB2_4_IC	USB2

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

## External USB Ports



## USB Device Interfaces

SYNC\_MASTER=FINO-M23 SYNC\_DATE=09/20/2005


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6863	F
SCALE	SHT	OF
NONE	143	154



D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2


1

IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51280010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER
51280012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER

17\_INCH\_LCD

20\_INCH\_LCD



WRITE PROTECT AND CARD DETECT SWITCHES

CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE

## Flash Connector

SYNC\_MASTER=FINO-M23

SYNC\_DATE=09/27/2005

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6863

REV.

F


SCALE

NONE

SHT

145

154



AUDIO: CODEC

SYNC\_MASTER=FINO-SO

SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6863		F
SCALE		SHT	OF	
NONE		147	154	







AUDIO: SPEAKER AMP

SYNC\_MASTER=FINO-SO SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT		OF
	NONE		152 154



SPEAKER CABLE CONNECTOR  
APPLE P/N 518S0249

	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
CRITICAL	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
CRITICAL	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
CRITICAL	514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
CRITICAL	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS

AUDIO\_LO\_DET\_L = LOW: PLUG INSERTED  
AUDIO\_LO\_DET\_L = HIGH: PLUG NOT INSERTED  
AUDIO\_LO\_OPTICAL\_PLUG\_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED  
AUDIO\_LO\_OPTICAL\_PLUG\_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS

SYNC\_MASTER=FINO-SO SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	153	154
NONE			



